

CS302 Digital Logic Design

Final Term Papers Solved MCQs with reference by

Virtualians Social Network

FINALTERM EXAMINATION Spring 2011

Question No: 1 (Marks: 1) - Please choose one

A 8-bit serial in / parallel out shift register contains the value "8", ______clock signal(s) will be required to shift the value completely out of the register.

- 1
 2
- ▶ 4
- ▶ 8 (Page 356)

Question No: 2 (Marks: 1) - Please choose one

In a sequential circuit the next state is determined by ______and ______

- ► State variable, current state
- ► Current state, flip-flop output
- Current state and external input (Page 318)
- ► Input and clock signal applied

Question No: 3 (Marks: 1) - Please choose one

The divide-by-60 counter in digital clock is implemented by using two cascading counters:

- ▶ Mod-6, Mod-10 (Page 299)
- ► Mod-50, Mod-10
- ► Mod-10, Mod-50
- ► Mod-50, Mod-6

Question No: 4 (Marks: 1) - Please choose one

In NOR gate based S-R latch if both S and R inputs are set to logic 0, the previous output state is maintained.

True (Page 221)





► State of transmission line is not used to start transmission



- Look Up Table (Page 439)
- ► Local User Terminal
- ► Least Upper Time Period
- ► None of given options









Question No: 22 (Marks: 1) - Please choose one

Consider an up/down counter that counts between 0 and 15, if external input(X) is "0" the counter counts upward (0000 to 1111) and if external input (X) is "1" the counter counts downward (1111 to 0000), now suppose that the present state is "1100" and X=1, the next state of the counter will be ______

```
▶ 0000
▶ 1101 (not sure)
▶ 1011
▶ 1111
```

Question No: 23 (Marks: 1) - Please choose one

In a state diagram, the transition from a current state to the next state is determined by

• Current state and the inputs (Page 332)

- Current state and outputs
- Previous state and inputs
- Previous state and outputs

Question No: 24 (Marks: 1) - Please choose one

is used to simplify the circuit that determines the next state.

- ► State diagram
- ► Next state table
- ► State reduction
- ► State assignment (Page 335)

Question No: 25 (Marks: 1) - Please choose one

A 8-bit serial in / parallel out shift register contains the value "8", _____clock signal(s) will be required to shift the value completely out of the register.

```
▶ 1
▶ 2
▶ 4
▶ 8 (Page 356) rep
```

Question No: 26 (Marks: 1) - Please choose one

Assume that a 4-bit serial in/serial out shift register is initially clear. We wish to store the nibble 1100. What will be the 4-bit pattern after the second clock pulse? (Right-most bit first.)

- ▶ 1100
- ▶ 0011
- ► 0000 <u>Click here for detail</u>
- ▶ 1111





► Reprogrammable PAL (Page 183)



Question No: 32 (Marks: 1) - Please choose one

in_____, all the columns in the same row are either read or written.

- ► Sequential Access
- ► MOS Access
- ► FAST Mode Page Access (Page 413)
- ► None of given options

Question No: 33 (Marks: 1) - Please choose one

In order to synchronize two devices that consume and produce data at different rates, we can use

- ► Read Only Memory
- ► Fist In First Out Memory (Page 425)
- ► Flash Memory
- ► Fast Page Access Mode Memory

Question No: 34 (Marks: 1) - Please choose one

A positive edge-triggered flip-flop changes its state when

- ► Low-to-high transition of clock (Page 228)
- ► High-to-low transition of clock
- ► Enable input (EN) is set
- ► Preset input (PRE) is set

FINALTERM EXAMINATION Spring 2010

Question No: 1 (Marks: 1) - Please choose one

A 8-bit serial in / parallel out shift register contains the value "8", _____clock signal(s) will be required to shift the value completely out of the register.

1
2
4
8 (Page 356) rep

Question No: 2 (Marks: 1) - Please choose one A frequency counter _____

- ► Counts pulse width
- Counts no. of clock pulses in 1 second (Page 301)
- Counts high and low range of given clock pulse
- None of given options





► ENT, ENI







The total amount of memory that is supported by any digital system depends upon _____

- ► The organization of memory
- ► The structure of memory
- ► The size of decoding unit
- ► The size of the address bus of the microprocessor (Page 430) rep







- ► Asynchronous, synchronous (Page 369) rep
- ► Synchronous, asynchronous
- ► Preset input (PRE), Clear input (CLR)
- ► Clear input (CLR), Preset input (PRE)

Question No: 10 (Marks: 1) - Please choose one

_____occurs when the same clock signal arrives at different times at different clock inputs due to propagation delay.

- ► Race condition
- Clock Skew (Page 226) rep
- ► Ripple Effect
- ► None of given options

Question No: 11 (Marks: 1) - Please choose one

Consider an up/down counter that counts between 0 and 15, if external input(X) is "0" the counter counts upward (0000 to 1111) and if external input (X) is "1" the counter counts downward (1111 to 0000), now suppose that the present state is "1100" and X=1, the next state of the counter will be ______

```
▶ 0000
▶ 1101 (not sure)
▶ 1011
▶ 1111
```

Question No: 12 (Marks: 1) - Please choose one

In a state diagram, the transition from a current state to the next state is determined by

- ► Current state and the inputs (Page 232)
- Current state and outputs
- Previous state and inputs
- Previous state and outputs

Question No: 13 (Marks: 1) - Please choose one

_____is used to minimize the possible no. of states of a circuit.

- **State assignment** (Page 341)
- ► State reduction
- ► Next state table
- ► State diagram







Question No: 24 (Marks: 1) - Please choose one

_____of a D/A converter is determined by comparing the actual output of a D/A converter with the expected output.

- Resolution
- ► Accuracy (Page 460) rep
- ► Quantization
- ► Missing Code



Above is the circuit diagram of_____

- Asynchronous up-counter (Page 270)
- ► Asynchronous down-counter
- ► Synchronous up-counter
- ► Synchronous down-counter

Question No: 26 (Marks: 1) - Please choose one

The sequence of states that are implemented by a n-bit Johnson counter is

- ▶ n+2 (n plus 2)
- ► 2n (n multiplied by 2) (Page 354)
- $\blacktriangleright 2^n$ (2 raise to power n)
- \blacktriangleright n² (n raise to power 2)

FINALTERM EXAMINATION Spring 2010

Question No: 1 (Marks: 1) - Please choose one "A + B = B + A" is _____

- ► Demorgan"s Law
- ► Distributive Law
- **Commutative Law** (Page 72)
- Associative Law





► It does not accept asynchronous inputs







► Reprogrammable PAL (Page 183) rep





IRTUALINS SOCIA **Question No: 3** (Marks: 1) - Please choose one For a positive edge-triggered J-K flip-flop with both J and K HIGH, the outputs will if the clock goes HIGH. ► □ toggle <u>Click here for detail</u> ► 🗆 set ► □ reset \blacktriangleright not change **Ouestion No: 4** (Marks: 1) - Please choose one The OR gate performs Boolean. ▶ □ multiplication ▶ □ subtraction \blacktriangleright division ► □ addition (Page 42) Question No: 5 (Marks: 1) - Please choose one If an S-R latch has a 1 on the S input and a 0 on the R input and then the S input goes to 0, the latch will be ▶ set (Page 219) ► reset ▶ invalid ► clear 5. Determine the values of A, B, C, and D that make the sum term A(bar) + B+C(bar)+D equal to zero. $\blacktriangleright \Box A = 1, B = 0, C = 0, D = 0$ $\blacktriangleright \Box A = 1, B = 0, C = 1, D = 0$ (Lecture 8) $\blacktriangleright \Box A = 0, B = 1, C = 0, D = 0$ $\blacktriangleright A = 1, B = 0, C = 1, D = 1$ **Question No: 6** (Marks: 1) - Please choose one The power dissipation, PD, of a logic gate is the product of the ► dc supply voltage and the peak current <u>Click here for detail</u> ► dc supply voltage and the average supply current ► ac supply voltage and the peak current ► ac supply voltage and the average supply current Question No: 7 (Marks: 1) - Please choose one A Karnaugh map is similar to a truth table because it presents all the possible values of input variables and the resulting output of each value. ► True <u>Click here for detail</u> ► False Question No: 8 (Marks: 1) - Please choose one

NOR Gate can be used to perform the operation of AND, OR and NOT Gate

► True (Page 50)



► False





k

Question No: 9 (Marks: 1) - Please choose one Using multiplexer as parallel to serial converter requires connected to the multiplexer A parallel to serial converter circuit (Page 244) A counter circuit A BCD to Decimal decoder A 2-to-8 bit decoder
Question No: 10 (Marks: 1) - Please choose one The 3-variable Karnaugh Map (K-Map) hascells for min or max terms 4 8 (Page 89) 12 16
 Question No: 11 (Marks: 1) - Please choose one In designing any counter the transition from a current state to the next sate is determined by Current state and inputs (Page 332) Only inputs Only current state current state and outputs
Question No: 12 (Marks: 1) - Please choose one Sum term (Max term) is implemented usinggates OR (Page 78) AND NOT OR-AND
 Question No: 13 (Marks: 1) - Please choose one Given the state diagram of an up/down counter, we can find The next state of a given present state (Page 371) rep The previous state of a given present state Both the next and previous states of a given state The state diagram shows only the inputs/outputs of a given states
Question No: 14 (Marks: 1) - Please choose one AT TO THE VALUE STORED IN A 4-BIT LEFT SHIFT WAS "1". WHAT WILL BE THE VALUE OF REGISTER AFTER THREE CLOCK PULSES? 2 4 6 8 (not sure)



IRTUALINS SOCIA **Question No: 20** (Marks: 1) - Please choose one Q output of the last flip-flop of the shift register is connected to the data input of the first In flip-flop of the shift register. ► Moore machine ► Meally machine ► Johnson counter ► Ring counter (Page 355) **Ouestion No: 21** (Marks: 1) - Please choose one The of a ROM is the time it takes for the data to appear at the Data Output of the ROM chip after an address is applied at the address input lines ► Write Time ► Recycle Time ► Refresh Time ► Access Time (Page 417) **Ouestion No: 22** (Marks: 1) - Please choose one Bi-stable devices remain in either of their ________states unless the inputs force the device to switch its state ►Ten ► Eight ► Three ► Two (Page 262) occurs when the same clock signal arrives at different times at different clock inputs due to propagation delay. Question No: 23 (Marks: 1) - Please choose one ► Race condition ► Clock Skew (Page 226) rep ► Ripple Effect ► None of given options **Question No: 24** (Marks: 1) - Please choose one The alternate solution for a multiplexer and a register circuit is ______ ► Parallel in / Serial out shift register (Page 356) ► Serial in / Parallel out shift register ► Parallel in / Parallel out shift register ► Serial in / Serial Out shift register **Question No: 25** (Marks: 1) - Please choose one Stack is an acronym for ► FIFO memory ► LIFO memory (Page 429) rep ► Flash Memory Bust Flash Memory

VIRTUALINS SOCIAL NETWORK



Question No: 26 (Marks: 1) - Please choose one A full-adder has a Cin = 0. What are the sum (<PRIVATE ''TYPE=PICT;ALT=sigma''>) and the carry (Cout) when A = 1 and B = 1? $\blacktriangleright \Box = 0$, Cout = 0 \blacktriangleright = 0, Cout = 1 (Page 135) \blacktriangleright = 1, Cout = 0 \blacktriangleright = 1. Cout = 1 **Ouestion No: 27** (Marks: 1) - Please choose one THE GLITCHES DUE TO RACE CONDITION CAN BE AVOIDED BY USING A ► GATED FLIP-FLOPS ► PULSE TRIGGERED FLIP-FLOPS ► POSITIVE-EDGE TRIGGERED FLIP-FLOPS ► NEGATIVE-EDGE TRIGGERED FLIP-FLOPS (Page 267) Question No: 28 (Marks: 1) - Please choose one The design and implementation of synchronous counters start from \blacktriangleright Truth table ► k-map ► state table ► state diagram (Page 319) **Question No: 29** (Marks: 1) - Please choose one THE HOURS COUNTER IS IMPLEMENTED USING ► ONLY A SINGLE MOD-12 COUNTER IS REQUIRED ► MOD-10 AND MOD-6 COUNTERS ► MOD-10 AND MOD-2 COUNTERS ► A SINGLE DECADE COUNTER AND A FLIP-FLOP (Page 299) Question No: 30 (Marks: 1) - Please choose one Given the state diagram of an up/down counter, we can find ▶ The next state of a given present state (Page 371) rep ► The previous state of a given present state ▶ Both the next and previous states of a given state ► The state diagram shows only the inputs/outputs of a given states Question No: 31 (Marks: 1) - Please choose one LUT is acronym for ► Look Up Table (Page 439) rep ► Local User Terminal ► Least Upper Time Period ► None of given options





A > B = 1, A < B = 0, A < B = 1
A > B = 0, A < B = 1, A = B = 0
A > B = 1, A < B = 0, A = B = 0 (Page 109)
A > B = 0, A < B = 1, A = B = 1





The diagram above shows the general implementation of ______ form

- ► boolean
- ► arbitrary

▶ POS (Page 122)

► SOP

Question No: 6 (Marks: 1) - Please choose one

The device shown here is most likely a



- ► Comparator
- ► Multiplexer <u>Click here for detail</u>
- ► Demultiplexer
- ► Parity generator

Question No: 7 (Marks: 1) - Please choose one Demultiplexer converts data to data

- utu to_____
 - Parallel data, serial data
 - Serial data, parallel data (Page 356)
 - Encoded data, decoded data
 - ► All of the given options.





► T-Flip-Flop

Constant of the second se

Preset input (PRE) is set

Question No: 16 (Marks: 1) - Please choose one

A negative edge-triggered flip-flop changes its state when

- ► Enable input (EN) is set
- ► Preset input (PRE) is set
- ► Low-to-high transition of clock
- ► High-to-low transition of clock (Page 228)

Question No: 17 (Marks: 1) - Please choose one

A flip-flop is connected to +5 volts and it draws 5 mA of current during its operation, the power dissipation of the flip-flop is

10 mW
25 mW (Page 242)
64 mW
1024

Question No: 18 (Marks: 1) - Please choose one

_____occurs when the same clock signal arrives at different times at different clock inputs due to propagation delay.

- ► Race condition
- ► Clock Skew (Page 226) rep
- ► Ripple Effect
- ► None of given options

Question No: 19 (Marks: 1) - Please choose one

A counter is implemented using three (3) flip-flops, possibly it will have _____maximum output status.







Question No: 25 (Marks: 1) - Please choose one

In the $^{\mathsf{Q}}$ output of the last flip-flop of the shift register is connected to the data input of the first flip-flop.

- Moore machine
- Meally machine
- ► Johnson counter (Page 354)
- ► Ring counter

Question No: 26 (Marks: 1) - Please choose one

In_____Q output of the last flip-flop of the shift register is connected to the data input of the first flip-flop of the shift register.

- ► Moore machine
- ► Meally machine
- ► Johnson counter
- ► Ring counter (Page 355) rep

```
Question No: 27 (Marks: 1) - Please choose one
Which is not characteristic of a shift register?
```

- ► Serial in/parallel in (Page 346)
- ► Serial in/parallel out
- ► Parallel in/serial out
- ► Parallel in/parallel out

Question No: 28 (Marks: 1) - Please choose one

Assume that a 4-bit serial in/serial out shift register is initially clear. We wish to store the nibble 1100. What will be the 4-bit pattern after the second clock pulse? (Right-most bit first.)

- ►1100
- ▶ 0011
- ► 0000 <u>Click here for detail</u>rep
- ▶ 1111

Question No: 29 (Marks: 1) - Please choose one

The_______of a ROM is the time it takes for the data to appear at the Data Output of the ROM chip after an address is applied at the address input lines

- ► Write Time
- ► Recycle Time
- ► Refresh Time
- ► Access Time (Page 417) rep





► No output as input is invalid



Question No: 5 (Marks: 1) - Please choose one

The capability that allows the PLDs to be programmed after they have been installed on a circuit board is called

- ► Radiation-Erase programming method (REPM)
- ► In-System Programming (ISP) (Page 194)
- ► In-chip Programming (ICP)
- ► Electronically-Erase programming method(EEPM)

Question No: 6 (Marks: 1) - Please choose one

The ABEL symbol for "OR" operation is

```
▶ !
▶ &
▶ # (Page 201) rep
▶ $
```

Question No: 7 (Marks: 1) - Please choose one If S=1 and R=1, then Q(t+1) = _____ for negative edge triggered flip-flop ► 0 ► 1 ► Invalid (Page 230) rep ► Input is invalid

Question No: 8 (Marks: 1) - Please choose one

The operation of J-K flip-flop is similar to that of the SR flip-flop except that the J-K flip-flop

- ► Doesn't have an invalid state (Page 232) rep
- Sets to clear when both J = 0 and K = 0
- ► It does not show transition on change in pulse
- ► It does not accept asynchronous inputs

Question No: 9 (Marks: 1) - Please choose one

For a gated D-Latch if EN=1 and D=1 then Q(t+1) =_____

```
    0
    1 (Page 227) rep
    Q(t)
    Invalid
```

Invalid

$Question \ No: 10 \quad (\ Marks: 1 \) \quad \text{- Please choose one}$

In asynchronous digital systems all the circuits change their state with respect to a common clock True

► False (Page 245) rep





Question No: 11 (Marks: 1) - Please choose one

A positive edge-triggered flip-flop changes its state when

- ► Low-to-high transition of clock (Page 228) rep
- ► High-to-low transition of clock
- ► Enable input (EN) is set
- ► Preset input (PRE) is set

Question No: 12 (Marks: 1) - Please choose one

_____ is one of the examples of asynchronous inputs.

- ► J-K input
- ► S-R input
- ► D input
- ► Clear Input (CLR) (Page 235) rep

Question No: 13 (Marks: 1) - Please choose one

The_____input overrides the_____ input

- Asynchronous, synchronous (Page 369) rep
- Synchronous, asynchronous
- ► Preset input (PRE), Clear input (CLR)
- ► Clear input (CLR), Preset input (PRE)

Question No: 14 (Marks: 1) - Please choose one

Following Is the circuit diagram of mono-stable device which gate will be replaced by the red colored rectangle in the circuit.



- State Reduction table
- ► State Assignment table





Question No: 23 (Marks: 1) - Please choose one

A bidirectional 4-bit shift register is storing the nibble 1110. Its input is LOW. The nibble 0111 is waiting to be entered on the serial data-input line. After two clock pulses, the shift register is storing______

- ▶ 1110
- ▶ 0111
- ▶ 1000
- ▶ 1001 Click he re for detail

Question No: 24 (Marks: 1) - Please choose one

The high density FLASH memory cell is implemented using _____

▶ 1 floating-gate MOS transistor (Page 419) rep

- ► 2 floating-gate MOS transistors
- ► 4 floating-gate MOS transistors
- ► 6 floating-gate MOS transistors

Question No: 25 (Marks: 1) - Please choose one

In order to synchronize two devices that consume and produce data at different rates, we can use _____

- Read Only Memory
- ► Fist In First Out Memory (Page 425)
- ► Flash Memory
- ► Fast Page Access Mode Memory









▶ n to 2n-1



TrueFalse (Page 245) rep

Question No: 11 (Marks: 1) - Please choose one

The low to high or high to low transition of the clock is considered to be a(n) _____

- ► State
- **Edge** (Page 228)
- ► Trigger
- ► One-shot





Question No: 12 (Marks: 1) - Please choose one

A positive edge-triggered flip-flop changes its state when ____

- ► Low-to-high transition of clock (Page 228)
- ► High-to-low transition of clock
- ► Enable input (EN) is set
- ► Preset input (PRE) is set

Question No: 13 (Marks: 1) - Please choose one

RCO Stands for _

- ► Reconfiguration Counter Output
- ► Reconfiguration Clock Output
- ► Ripple Counter Output
- ► Ripple Clock Output (Page 285)

Question No: 14 (Marks: 1) - Please choose one

Bi-stable devices remain in either of their______states unless the inputs force the device to switch its state ► Ten

- ► Eight
- ► Three
- ► Two (Page 262) rep

Question No: 15 (Marks: 1) - Please choose one

_____ is one of the examples of asynchronous inputs.

- ► J-K input
- ► S-R input
- ► D input
- Clear Input (CLR) (Page 255) rep

Question No: 16 (Marks: 1) - Please choose one

_____occurs when the same clock signal arrives at different times at different clock inputs due to propagation delay.

- ► Race condition
- ► Clock Skew (Page 226) rep
- ► Ripple Effect
- ► None of given options

Question No: 17 (Marks: 1) - Please choose one A transparent mode means _____

► The changes in the data at the inputs of the latch are seen at the output (Page 245)

▶ The changes in the data at the inputs of the latch are not seen at the output

► Propagation Delay is zero (Output is immediately changed when clock signal is applied)



▶ Input Hold time is zero (no need to maintain input after clock transition)







The sequence of states that are implemented by a n-bit Johnson counter is

▶ n+2 (n plus 2)

2n (n multiplied by 2) (Page 354) rep

► 2n (2 raise to power n)









Question No: 3 (Marks: 1) - Please choose one

NOR gate is formed by connecting

- ► OR Gate and then NOT Gate (Page 47)
- ► NOT Gate and then OR Gate
- ► AND Gate and then OR Gate
- ► OR Gate and then AND Gate

Question No: 4 (Marks: 1) - Please choose one

A full-adder has a Cin = 0. What are the sum ($\langle PRIVATE "TYPE=PICT; ALT=sigma" \rangle$) and the carry (Cout) when A = 1 and B = 1?

- $\blacktriangleright \Box = 0$, Cout = 0
- ► □= 0, Cout = 1 (Page 135) rep
- $\blacktriangleright \Box = 1$, Cout = 0
- \blacktriangleright \Box = 1, Cout = 1

Question No: 5 (Marks: 1) - Please choose one

A particular half adder has

- ▶ 2 INPUTS AND 1 OUTPUT
- ► 2 INPUTS AND 2 OUTPUT (Page 134)
- ► 3 INPUTS AND 1 OUTPUT
- ► 3 INPUTS AND 2 OUTPUT

Question No: 6 (Marks: 1) - Please choose one

THE FOUR OUTPUTS OF TWO 4-INPUT MULTIPLEXERS, CONNECTED TO FORM A 16-INPUT MULTIPLEXER, ARE CONNECTED TOGETHER THROUGH A 4-INPUT_____GATE

► AND

OR (Page 171)

- ► NAND
- ► XOR

Question No: 7 (Marks: 1) - Please choose one A FIELD-PROGRAMMABLE LOGIC ARRAY CAN BE PROGRAMMED BY THE USER AND NOT BY THE MANUFACTURER.

TRUE (Page 182) FALSE

Question No: 8 (Marks: 1) - Please choose one Flip flops are also called _____

► Bi-stable dualvibrators

- Bi-stable transformer
- ► Bi-stable multivibrators (Page 228)



► Bi-stable singlevibrators



▶ Both the next and previous states of a given state



► The state diagram shows only the inputs/outputs of a given states



- ▶ 2
 ▶ 4
 ▶ 6
- ▶ 8 (not sure) rep

Question No: 20 (Marks: 1) - Please choose one

A 8-bit serial in / parallel out shift register contains the value "8", ______clock signal(s) will be required to shift the value completely out of the register.

▶ 1
▶ 2
▶ 4







Question No: 21 (Marks: 1) - Please choose one 5-BIT JOHNSON COUNTER SEQUENCES THROUGH STATES ▶ 7 ▶ 10 (Page 354) rep ▶ 32 ▶ 25 Question No: 22 (Marks: 1) - Please choose one Q output of the last flip-flop of the shift register is connected to the data input of the first In flip-flop of the shift register. ► Moore machine ► Meally machine ► Johnson counter ► Ring counter (Page 355) Question No: 23 (Marks: 1) - Please choose one **DRAM stands for** ► Dynamic RAM (Page 407) rep ► Data RAM ► Demoduler RAM ► None of given options Question No: 24 (Marks: 1) - Please choose one If the FIFO Memory output is already filled with data then _____ ► It is locked; no data is allowed to enter ▶ It is not locked; the new data overwrites the previous data. ▶ Previous data is swapped out of memory and new data enters ► None of given options Question No: 25 (Marks: 1) - Please choose one LUT is acronym for ► Look Up Table (Page 439) rep ► Local User Terminal ► Least Upper Time Period ► None of given options Question No: 26 (Marks: 1) - Please choose one of a D/A converter is determined by comparing the actual output of a D/A converter with the expected output. ► Resolution ► Accuracy (Page 460) rep ► Quantization ► Missing Code



► None of given options

Question No: 30 (Marks: 1) - Please choose one

Stack is an acronym for _____

- ► FIFO memory
- LIFO memory (Page 429) rep
- ► Flash Memory
- ► Bust Flash Memory